Skip to content

Increased range of timeout to 1024 cycles

Dmytro Levit requested to merge feature/higher_timeout into feat/ack_timeout

This MR increases the range of the timeout on the II bus to 1024. This feature has been successfully tested with SPI cores for ADC and dividers with the value 512 and allowed us to get correct data with a single transaction

Merge request reports

Legal Notice | Contacts